


JV50-TR_8VRAM Block Diagram

Project code: 91.4FN01.001
PCB P/N : 48.4FN02.001
REVISION : 09927-1




JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

JV50-TR8

| | | |
|--|-----------------|---------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | | |
| Title | | |
| USB/PCIE Routing | | |
| Size | Document Number | Rev |
| A3 | JV50-TR8 | -1 |
| Date: Monday, October 05, 2009 | | Sheet 2 of 63 |




Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

82.30005.891
2ND = 82.30005.951 SB

CLKREQ# Internal pull Low



NB CLOCK INPUT TABLE

| NB CLOCKS | RS740 | RX780 | RS780 |
|--------------|--------------------|---------------|------------------------|
| HT_REFCLKP | 66M SE(SINGLE END) | 100M DIFF | 100M DIFF |
| HT_REFCLKN | NC | 100M DIFF | 100M DIFF |
| REFCLK_P | 14M SE (3.3V) | 14M SE (1.8V) | 14M SE (1.1V) |
| REFCLK_N | NC | NC | vref |
| GFX_REFCLK | 100M DIFF | 100M DIFF | 100M DIFF(IN/OUT)* |
| GPP_REFCLK | NC | 100M DIFF | NC or 100M DIFF OUTPUT |
| GPPSB_REFCLK | 100M DIFF | 100M DIFF | 100M DIFF |

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

| | | |
|-------------------|----|--|
| SEL_27 REF2 | 1 | 27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6 |
| | 0* | 100MHz differential spreading SRC clock |
| SEL_SATA REF1 | 1 | 100MHz non-spreading differential SATA clock |
| | 0* | 100MHz differential spreading SRC clock |
| SEL_HTT66 REF0 | 1 | 66MHz 3.3V single ended HTT clock |
| | 0* | 100MHz differential HTT clock |

CPU_CLK (200MHz)

OSC 14M NB
RS780M 1.1V 158R/90.9R

JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
CLKGEN ICS9LPRS480


Size
A3

Document Number
JV50-TR8

Date: Wednesday, November 04, 2009

Sheet 3 of 63

Rev
-1



SKT-CPU638P,DANUB

JV50-TR8

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






CPU_DDR (2/4)

| |
|-----|
| Rev |
|-----|



-1

63


The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491
LAYOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.




-1_20091021



LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80







HDT Connectors





JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

















| | |
|-----|------------------------------------|
| DP0 | GFX_TX0, TX1, TX2, TX3, AUX0, HPD0 |
| DP1 | GFX_TX4, TX5, TX6, TX7, AUX1, HPD1 |



[illegible]









| USB | |
|------|---------------|
| Pair | Device |
| 11 | CardReader |
| 10 | WEBCAM |
| 9 | MINIC2 |
| 8 | USB4 |
| 7 | USB3 |
| 6 | USB2 |
| 5 | Bluetooth |
| 4 | NC |
| 3 | Fringer print |
| 2 | NEW1 |
| 1 | MINIC1 |
| 0 | USB1 |

Strap Pin / define to use LPC or SPI ROM



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS

| | | | |
|-----------|-------|----------|----|
| TPAD14-GP | TP137 | PCI_AD23 | 11 |
| TPAD14-GP | TP136 | PCI_AD24 | 11 |
| TPAD14-GP | TP195 | PCI_AD25 | 11 |
| TPAD14-GP | TP135 | PCI_AD26 | 11 |
| TPAD14-GP | TP134 | PCI_AD27 | 11 |
| TPAD14-GP | TP133 | PCI_AD28 | 11 |
| TPAD14-GP | TP130 | PCI_AD29 | 11 |
| TPAD14-GP | TP129 | PCI_AD30 | 11 |

| | PCI_CLK2 | PCI_CLK3 | CLK_PCI_LOM CLK_PCI4 | PCLK_FWH | PCLK_KBC | RTCCLK | AZ_RST# | SB_GPO17, SB_GPO16 |
|-----------|---|--------------------------------------|-------------------------|----------------------------|---|---|--|--|
| PULL HIGH | WatchDOG (NB_PWRGD) ENABLED | USE DEBUG STRAPS | RESERVED | IMC ENABLED | CLKGEN ENABLED (Use Internal) | INTERNAL RTC DEFAULT | ENABLE PCI ROM BOOT | ROM TYPE: H, H = Reserved H, L = SPI ROM |
| PULL LOW | WatchDog (NB_PWRGD) DISABLED DEFAULT | IGNORE DEBUG STRAPS DEFAULT | | IMC DISABLED DEFAULT | CLKGEN DISABLED (Use External) DEFAULT | EXT. RTC (PD on X1, apply 32KHz to RTC_CLK) | DISABLE PCI ROM BOOT DEFAULT | L, H = LPC ROM L, L = FWH ROM |

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


| | PCI_AD28 | PCI_AD27 | PCI_AD26 | PCI_AD25 | PCI_AD24 | PCI_AD23 | PCI_AD30 PCI_AD29 |
|-----------|-----------------------------------|-----------------------------|-------------------------------|-----------------------------|---|-----------------------|----------------------|
| PULL HIGH | USE LONG RESET (DEFAULT) | USE PCI PLL (DEFAULT) | USE ACPI BCLK (DEFAULT) | USE IDE PLL (DEFAULT) | USE DEFAULT PCIE STRAPS (DEFAULT) | Reserved (DEFAULT) | Reserved |
| PULL LOW | USE SHORT RESET | BYPASS PCI PLL | BYPASS ACPI BCLK | BYPASS IDE PLL | USE EEPROM PCIE STRAPS | Reserved | |

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|---|------------------------------------|------------------|
| Title ATI-SB710 STRAPPING (5/5) | | |
| Size A3 | Document Number JV50-TR8 | Rev -1 |
| Date: Monday, October 26, 2009 | Sheet 15 of 63 | |




5,18 MEM_MB_ADD0
5,18 MEM_MB_ADD1
5,18 MEM_MB_ADD2
5,18 MEM_MB_ADD3
5,18 MEM_MB_ADD4
5,18 MEM_MB_ADD5
5,18 MEM_MB_ADD6
5,18 MEM_MB_ADD7
5,18 MEM_MB_ADD8
5,18 MEM_MB_ADD9
5,18 MEM_MB_ADD10
5,18 MEM_MB_ADD11
5,18 MEM_MB_ADD12
5,18 MEM_MB_ADD13
5,18 MEM_MB_ADD14
5,18 MEM_MB_ADD15
5,18 MEM_MB_BANK2
5,18 MEM_MB_BANK0
5,18 MEM_MB_BANK1

5 MEM_MB_DATA0
5 MEM_MB_DATA1
5 MEM_MB_DATA2
5 MEM_MB_DATA3
5 MEM_MB_DATA4
5 MEM_MB_DATA5
5 MEM_MB_DATA6
5 MEM_MB_DATA7
5 MEM_MB_DATA8
5 MEM_MB_DATA9
5 MEM_MB_DATA10
5 MEM_MB_DATA11
5 MEM_MB_DATA12
5 MEM_MB_DATA13
5 MEM_MB_DATA14
5 MEM_MB_DATA15
5 MEM_MB_DATA16
5 MEM_MB_DATA17
5 MEM_MB_DATA18
5 MEM_MB_DATA19
5 MEM_MB_DATA20
5 MEM_MB_DATA21
5 MEM_MB_DATA22
5 MEM_MB_DATA23
5 MEM_MB_DATA24
5 MEM_MB_DATA25
5 MEM_MB_DATA26
5 MEM_MB_DATA27
5 MEM_MB_DATA28
5 MEM_MB_DATA29
5 MEM_MB_DATA30
5 MEM_MB_DATA31
5 MEM_MB_DATA32
5 MEM_MB_DATA33
5 MEM_MB_DATA34
5 MEM_MB_DATA35
5 MEM_MB_DATA36
5 MEM_MB_DATA37
5 MEM_MB_DATA38
5 MEM_MB_DATA39
5 MEM_MB_DATA40
5 MEM_MB_DATA41
5 MEM_MB_DATA42
5 MEM_MB_DATA43
5 MEM_MB_DATA44
5 MEM_MB_DATA45
5 MEM_MB_DATA46
5 MEM_MB_DATA47
5 MEM_MB_DATA48
5 MEM_MB_DATA49
5 MEM_MB_DATA50
5 MEM_MB_DATA51
5 MEM_MB_DATA52
5 MEM_MB_DATA53
5 MEM_MB_DATA54
5 MEM_MB_DATA55
5 MEM_MB_DATA56
5 MEM_MB_DATA57
5 MEM_MB_DATA58
5 MEM_MB_DATA59
5 MEM_MB_DATA60
5 MEM_MB_DATA61
5 MEM_MB_DATA62
5 MEM_MB_DATA63

5 MEM_MB_DQS0_N
5 MEM_MB_DQS1_N
5 MEM_MB_DQS2_N
5 MEM_MB_DQS3_N
5 MEM_MB_DQS4_N
5 MEM_MB_DQS5_N
5 MEM_MB_DQS6_N
5 MEM_MB_DQS7_N

5 MEM_MB_DQS0_P
5 MEM_MB_DQS1_P
5 MEM_MB_DQS2_P
5 MEM_MB_DQS3_P
5 MEM_MB_DQS4_P
5 MEM_MB_DQS5_P
5 MEM_MB_DQS6_P
5 MEM_MB_DQS7_P

5,18 MEM_MB0_ODT0
5,18 MEM_MB0_ODT1



Place C2.2uF and 0.1uF < 500mils from DDR connector

ADIMM1
02 A0
01 A1
100 A2
98 A3
97 A4
94 A5
92 A6
93 A7
91 A8
105 A9/AP
90 A10
89 A11
116 A12
86 A13
84 A14
85 A15
A16/BA2

107 BA0
106 BA1

DO0
DO1
DO2
DO3
DO4
DO5
DO6
DO7
DO8
DO9
DO10
DO11
DO12
DO13
DO14
DO15
DO16
DO17
DO18
DO19
DO20
DO21
DO22
DO23
DO24
DO25
DO26
DO27
DO28
DO29
DO30
DO31
DO32
DO33
DO34
DO35
DO36
DO37
DO38
DO39
DO40
DO41
DO42
DO43
DO44
DO45
DO46
DO47
DO48
DO49
DO50
DO51
DO52
DO53
DO54
DO55
DO56
DO57
DO58
DO59
DO60
DO61
DO62
DO63

DQS0#
DQS1#
DQS2#
DQS3#
DQS4#
DQS5#
DQS6#
DQS7#

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7

OTD0
OTD1

VREF
VSS
GND
MH1
MH2

DDR2-200P.22-GP-U3
62.10017.A61
2ND = 62.10017.A51 3RD = 62.10017.G71
HI 9.2mm

NORMAL TYPE

RAS# 108
WE# 109
CAS# 113
CS0# 110
CS1# 115
CKE0 79
CKE1 80
CK0 30
CK0# 32
CK1 164
CK1# 166
DM0 10
DM1 26
DM2 52
DM3 130
DM4 147
DM5 170
DM6 185
DM7 185

SDA 195
SCL 197
VDDSPD 199
SA0 198
SA1 200
NC#50 50
NC#69 69
NC#83 83
NC#120 120
NC#163/TEST 163

VDD 81
VDD 82
VDD 87
VDD 88
VDD 95
VDD 96
VDD 103
VDD 104
VDD 111
VDD 112
VDD 117
VDD 118

VSS 3
VSS 8
VSS 9
VSS 12
VSS 15
VSS 18
VSS 24
VSS 27
VSS 28
VSS 33
VSS 34
VSS 38
VSS 40
VSS 41
VSS 42
VSS 47
VSS 48
VSS 53
VSS 54
VSS 59
VSS 60
VSS 65
VSS 66
VSS 71
VSS 72
VSS 77
VSS 78
VSS 121
VSS 122
VSS 127
VSS 128
VSS 132
VSS 133
VSS 138
VSS 139
VSS 144
VSS 145
VSS 149
VSS 150
VSS 155
VSS 156
VSS 161
VSS 162
VSS 165
VSS 168
VSS 171
VSS 172
VSS 173
VSS 177
VSS 183
VSS 184
VSS 187
VSS 190
VSS 193
VSS 196

GND 201
MH2 GP

MEM_MB_RAS# 5,18
MEM_MB_WE# 5,18
MEM_MB_CAS# 5,18
MEM_MB_CS0# 5,18
MEM_MB_CS1# 5,18
MEM_MB_CKE0 5,18
MEM_MB_CKE1 5,18
MEM_MB_CLK0_P 5,18
MEM_MB_CLK0_N 5,18
MEM_MB_CLK1_P 5,18
MEM_MB_CLK1_N 5,18
MEM_MB_DM0 5,18
MEM_MB_DM1 5,18
MEM_MB_DM2 5,18
MEM_MB_DM3 5,18
MEM_MB_DM4 5,18
MEM_MB_DM5 5,18
MEM_MB_DM6 5,18
MEM_MB_DM7 5,18
SMBD0_SB 3,12,16
SMBD0_SB 3,12,16
3D3V_S0
C507 SC2D2U6D3V3KX-GP
C499 SCD1U10V2KX-4GP

10KR2J-3-GP
1D8V_S3
PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH
MEM_MB_CLK0_P
C348 SC1D5P50V2CN-1GP
MEM_MB_CLK0_N
MEM_MB_CLK1_P
C340 SC1D5P50V2CN-1GP
MEM_MB_CLK1_N


10KR2J-3-GP
1D8V_S3
PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH
MEM_MB_CLK0_P
C348 SC1D5P50V2CN-1GP
MEM_MB_CLK0_N
MEM_MB_CLK1_P
C340 SC1D5P50V2CN-1GP
MEM_MB_CLK1_N

JV50-TR8

| | |
|--|-------------------|
| <p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> | |
| Title | DDR SO-DIMM SKT 2 |
| Size | Document Number |
| Custom | JV50-TR8 |
| Date: Monday, October 26, 2009 | Sheet 17 of 63 |
| Rev | -1 |


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.



Decoupling Capacitor



Place these Caps near DM1



Place these Caps near DM2



JV50-TR8

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR DAMPING & TERMINATION

Size
A3

Document Number

JV50-TR8




Rev

-1


Date: Monday, October 26, 2009

Sheet 18 of 63


LCD/INVERTER/CCD CONN



for TR





for TR




| Inverter Pin | |
|--------------|------------|
| Pin | Symbol |
| 1 | Vin |
| 2 | Vin |
| 3 | Brightness |
| 4 | BLON |
| 5 | GND |
| 6 | GND |


| CCD Pin | |
|---------|---------|
| Pin | Symbol |
| 1 | CCD_PWR |
| 2 | USB- |
| 3 | USB+ |
| 4 | GND |
| 5 | GND |




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




CRT I/F & CONNECTOR










Hsync & Vsync level shift



DDC_CLK & DATA level shift





JV50-TR8

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Connector

| Size | Document Number |
|------|-----------------|
|------|-----------------|



JV50-TR8

Date: Monday, October 26, 2009

Sheet 21 of 63

-1



SATA Connector



JV50-TR8

| | | | |
|---|--------------------------|----------------------------|-----------|
| 緯創資通 | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title | | | |
| HDD | | | |
| Size | Document Number | | Rev |
| | JV50-TR8 | | -1 |
| Date: | Monday, October 26, 2009 | Sheet 22 of 63 | |


SATA ODD Connector



JV50-TR8






BLUETOOTH MODULE

1.5A / High Active Voltage 2V




JV50-TR8

| | | | |
|--|---|---|-------------------------|
| 緯創資通 | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title BLUETOOTH | | | |
| Size | Document Number JV50-TR8 | | Rev -1 |
| Date: Thursday, November 12, 2009 | | Sheet 24 | of 63 |





JV50-TR8



LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.







JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | | |
|---------------------|--------------------------|----------------|
| Azalia codec ALC888 | | |
| Size | Document Number | Rev |
| A3 | JV50-TR8 | -1 |
| Date: | Monday, October 26, 2009 | Sheet 28 of 63 |





GAIN SETTING



| GAIN1 | GAIN2 | GAIN |
|-------|-------|--------|
| 0 | 0 | 6dB |
| 0 | 1 | 10dB |
| 1 | 0 | 15.6dB |
| 1 | 1 | 21.6dB |

Signal inverter for speaker shutdown






JV50-TR8



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | | |
|--------------------------------|-----------------|-------|
| AUDIO AMP | | |
| Size | Document Number | Rev |
| | JV50-TR8 | -1 |
| Date: Monday, October 26, 2009 | Sheet 29 | of 63 |


Internal Speaker




LINE OUT




LINE IN



MIC IN




INT MIC





JV50-TR8


| | | | |
|--------------------------|-----------------|---|------------------|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| AUDIO JACK | | | |
| Document Number | JV50-TR8 | | Rev -1 |
| Monday, October 26, 2009 | Sheet | 30 of | 63 |

MDC 1.5 CONN






www.rosefix.com




Mini Card Connector(Robson2 and 3G)




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|------------------|--------------------------|-------------|-----------|
| Title | | | |
| MINI CARD | | | |
| Size | Document Number | | Rev |
| | JV50-TR8 | | -1 |
| Date: | Monday, October 26, 2009 | Sheet 33 of | 63 |



NEWCARD Connector



Place them Near to Chip





Place them Near to Connector





JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| Title | | |
|--------------------------------|-----------------|-----|
| NEW CARD | | |
| Size | Document Number | Rev |
| | JV50-TR8 | -1 |
| Date: Monday, October 26, 2009 | | |
| Sheet 34 of 63 | | |










16M Bits
SPI FLASH ROM
GOLDEN FINGER FOR DEBUG BOARD




JV50-TR8




Finger printer




JV50-TR8




Power Button




Beckup Button







WIRELESS Button




BT/3G Button



Cover Up Switch






T/P lock Button



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



| Title | | |
|--------|--------------------------|----------------|
| SWITCH | | |
| Size | Document Number | Rev |
| A3 | JV50-TR8 | -1 |
| Date: | Monday, October 26, 2009 | Sheet 40 of 63 |






-1_20091026

P/H @ 1D8V_S3 PAGE




JV50-TR8


Adapter




CPU_CORE
ISL6265HRTZ




1D2V LDO G9161




2D5V LDO R9161




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




0D9V LDO RT9026




1D5V LDO G9571




DCDC 1D2V(TPS51124)




DCDC 1D1V(TPS51124)





CHARGER MAX8731




JV50-TR8



for TR








JV50-TR8

| | | | |
|--------------------|--------------------------|-------------|-----|
| Title | | | |
| TPS51124 1D1V 1D2V | | | |
| Size | Document Number | | Rev |
| A3 | JV50-TR8 | | -1 |
| Date: | Monday, October 26, 2009 | Sheet 47 of | 63 |




$I_{\text{omax}} = 1.5A$
OCP $> 3A$



G957


1D5V_S0
Iomax=1A



For MINI Card.NEW Card power SW

G9161


1D2V_S5
Iomax=400mA



Place near to SB710


RT9161A

2D5V
Iomax=0.2A




Place near to CPU

Madison / M96



Now set to 1V for Madison

| VO | R421 | P/N |
|------|------|--------------|
| 1D1V | 11K5 | 64.11525.6DL |
| 1V | 8K2 | 64.82015.6DL |



$$V_o = 0.8 * (1 + (R1/R2))$$


-1_20091019

JV50-TR8




| | | | |
|--------------------------|-----------------------------|-------------|-----------|
| Title | | | |
| ISL88731A Charger | | | |
| Size A3 | Document Number | | Rev |
| | JV50-TR8 | | -1 |
| Date: | Thursday, November 12, 2009 | Sheet 50 of | 63 |

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



12,36 PM_PWRBTN# <<< TP229 TPAD

6,11 CPU_PWRGD <<< TP228 TPAD

35,36 SS_ENABLE <<< TP227 TPAD


6,11 CPU_LDT_RST# <<< TP226 TPAD


Test Point 放在 Dimm Door 打開可量測處

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | | | | |
|-------|--------------------------|--|--|------------------------|-------|----|-----------|
| Title | | | | EMI/Spring/Boss | | | |
| Size | Document Number | | | | | | Rev |
| | JV50-TR8 | | | | | | -1 |
| Date: | Monday, October 26, 2009 | | | | Sheet | 52 | of 63 |

-1_20091021






JV50-TR8


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-----------------------|------------------------------|-------------|-----|
| Title | | | |
| G9731 1D5V VRAM POWER | | | |
| Size | Document Number | | Rev |
| A3 | JV50-TR8 | | -1 |
| Date: | Wednesday, November 11, 2009 | Sheet 54 of | 63 |


8 PEG_TXP[15..0] << PEG_TXP[15..0]
8 PEG_TXN[15..0] << PEG_TXN[15..0]




PCI EXPRESS INTERFACE



CALIBRATION
PCIE_CALRP
PCIE_CALRN



8 PEG_RXP[15..0] << PEG_RXP[15..0]
8 PEG_RXN[15..0] << PEG_RXN[15..0]




DIS / UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Madison PCIE


Size A3 Document Number JV71-TR Rev -1

Date: Monday, October 26, 2009 Sheet 55 of 63









| STRAPS | PIN | DESCRIPTION | RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE |
|--------------------------------|----------------|--|--|
| TX_PWRS_ENB (Internal PD) | GPIO0 | PCI FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing | 1 |
| TX_DEEMPH_EN (Internal PD) | GPIO1 | Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled | 1 |
| BIF_GEN2_EN_A | GPIO2 | PCI GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s | 1 |
| AC_BATT | GPIO5 | AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V | |
| ROMSO | GPIO8 | BF CLK PM EN Serial ROM Output from ROM | 0 |
| ROMSI | GPIO9 | VGA ENABLED Serial ROM Input to ROM | 0 |
| ROMIDCFG[3:0] (Internal PD) | GPIO[13,12,11] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size | X X X |

| STRAPS | PIN | DESCRIPTION | RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE |
|-----------------------------------|------------------------|--|--|
| PWRCTRL[1,0] | GPIO[15,20] | Power control signals to control the core voltage regulator | |
| BB_EN | GPIO21 | Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable | 0 |
| AUD[1] AUD[0] (Internal PD) | VGA_HSYNC VGA_VSYNC | AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI | 1 |
| CCBYPASS | GENERIC | | 0 |

HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.


| STRAPS | PIN | DESCRIPTION |
|--------|----------------------------------|---|
| GPIO | DVPPDATA[23:20] (Internal PD) | Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used. |

| AMD RESERVED CONFIGURATION STRAPS | | | |
|--|--|--|--|
| ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET | | | |
| H2SYNC, GENERIC | | | |
| PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET | | | |
| GPIO_28_TDO, GPIO21_BB_EN | | | |

| If BIOS_ROM_EN (GPIO22) = 0 | | If BIOS_ROM_EN (GPIO22) = 1 | |
|--------------------------------------|----------------|-----------------------------|-------------|
| Size of the primary memory apertures | GPIO[13,12,11] | Manufacturer | Part Number |
| 128MB | x000 | ST | M25P05A |
| 256MB | x001 | Microelectronics | M25P10A |
| 64MB | x010 | | M25P20 |
| 32MB | x | | M25P40 |
| 512MB | x | | M25P80 |
| 1GB | x | Chingis (formerly PMC) | Pm25LV512A |
| 2GB | x | | Pm25LV010A |
| 4GB | x | | |

| | | | |
|------------------------------------|-----------------|-------------------------|--|
| File | | Madison Memory / Straps | |
| Size | Document Number | JV71-TR | |
| A2 | | Rev 1 | |
| Date: Wednesday, November 11, 2009 | | Sheet 59 of 63 | |

GDDR3




DIS

72.41164.H0U

2ND = 72.51G63.C0U

SAMSUNG 1ST=72.41164.H0U



HYUNIX 2ND=72.51G63.C0U



DIS

72.41164.H0U

2ND = 72.51G63.C0U



JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title M92 DDR3 B0
Size A3 Document Number JV50-TR8 Rev -1
Date: Monday, October 26, 2009 Sheet 60 of 63

